

Q1: The pipelined RISC-V processor is running the following code snippet. Which registers are being written and which are being read on the fifth cycle? Recall that the pipelined RISC-V processor has a Hazard Unit. You may assume a memory system that returns the result within one cycle.

```

addi s1, zero, 11      # s1 = 11
lw s2, 25(s0)           # s2 = memory[s0+25]
add s3, s3, s4          # s3 = s3 + s4
or s4, s1, s2           # s4 = s1 | s2
lw s5, 16(s2)          # s5 = memory[s2+16]
    
```

Cycle	Fetch	Decode	Execute	Memory	Writeback
1	addi s1				
2	lw s2	addi s1			
3	add s3	lw s2	addi s1		
4	or s4	add s3	lw s2	addi s1	
5	lw s5	or s4	add s3	lw s2	addi s1
6		lw s5	or s4	add s3	lw s2
7			lw s5	or s4	add s3
8				lw s5	or s4
9					lw s5

Registers Values:

On 5th cycle,

Registers written $\rightarrow$ s1

Registers read $\rightarrow$ s1, s2


Q2: Using a diagram similar to Figure 7.57, show the forwarding and stalls needed to execute the instructions given below on the pipelined RISC-V processor.

```

addi s1, zero, 11      # s1 = 11
lw s2, 25(s1)          # s2 = memory[36]
lw s5, 16(s2)          # s5 = memory[s2+16]
add s3, s2, s5         # s3 = s2 + s5
or s4, s3, t4          # s4 = s3 | t4
and s2, s3, s4         # s2 = s3 & s4
    
```

Class Activity- Pipelined RISC-V

Use following diagram notation to draw solution of Q2



Class Activity- Pipelined RISC-V




Figure 7.56 Abstract pipeline diagram illustrating trouble forwarding from `lw`




Figure 7.57 Abstract pipeline diagram illustrating stall to solve hazards

✓ Q3: Consider the following instruction sequence in RISC-V assembly language:

```
L1:  lw x18, 0(x5)           # x18 = s2, x5 = t0
      sub x18, x18, x19       # x19 = s3
      add x5, x18, x19
      and x5, x5, x6          # x6 = t1
      addi x7, x5, -1         # x7 = t2
      beq x7, x0, L1
      add x28, x5, x18        # x28 = t3
```


Class Activity- Pipelined RISC-V

- A. Show the timing diagram of the above instruction sequence for a 5-stage RISC-V pipeline (IF, ID, EX, MEM, WB): without any forwarding but assuming a register read and a write in the same clock cycle "forwards" through the register file.

How many cycles does this code sequence take to execute one iteration?

Instruction n	CC 1	CC 2	CC 3	CC 4	CC 5	CC 6	CC 7	CC 8	CC 9	CC 10	CC1 1	CC1 2	CC1 3	CC1 4	CC 15	CC 16	CC 17	CC 18	CC 19
lw x12, 0(x5)	IF	ID	EX	MEM	WB														
sub		IF	-	-	ID	EX	MEM	WB											
add					IF	-	-	ID	EX	MEM	WB								
and								IF	-	-	ID	EX	MEM	WB					
addi											IF	-	-	ID	EX	MEM	WB		
beg														IF	-	-	ID	EX	MEM
add															IF	ID	EX	MEM	

Cycles for one iteration = 19

- B. Show the pipeline timing assuming full forwarding is enabled and register file supports same-cycle read/write. Show the forwarded values and indicating stalls; i.e., by circling or drawing clouds as well as labeling the instructions. Hint: recall that stalling does not use NOP instructions.

How many clock cycles are required for one iteration now?

Instruction n	CC 1	CC 2	CC 3	CC 4	CC 5	CC 6	CC 7	CC 8	CC 9	CC 10	CC1 1	CC1 2	CC1 3	CC1 4
lw	IF ₁	ID ₁	EX ₁	MEM ₁	WB ₁									
sub		IF ₂	ID ₂	EX ₂	MEM ₂	WB ₂								
add			IF ₃	ID ₃	EX ₃	MEM ₃	WB ₃							
and				IF ₄	ID ₄	EX ₄	MEM ₄	WB ₄						
addi					IF ₅	ID ₅	EX ₅	MEM ₅	WB ₅					
beg						IF ₆	ID ₆	EX ₆	MEM ₆	WB ₆				
add							IF ₇	ID ₇	EX ₇	MEM ₇	WB ₇			

~~Forwarding is not used~~

Stalling → CC 4: (sub & add instructions)

Forwarding:

MEM₁ → EX₂
EX₂ → EX₃
EX₃ → EX₄
EX₄ → EX₅

EX₅ → ID₆

Cycles for 1 iteration = 11

Class Activity- Pipelined RISC-V

Using a diagram similar to Figure 7.59, show the flush needed to execute the instructions from Q3 on the pipelined RISC-V processor.




Figure 7.59 Abstract pipeline diagram illustrating flushing when a branch is taken



Class Activity- Pipelined RISC-V

Q4: Consider the delays from Table 7.7 on page 415(book). Now, suppose that the ALU were 20% faster. Would the cycle time of the pipelined RISC-V processor change? What if the ALU were 20% slower? Explain your answers and show your work.

Table 7.7 Delay of circuit elements

Element	Parameter	Delay (ps)
Register clk-to-Q	t_{pcq}	40
Register setup	t_{setup}	50
Multiplexer	t_{mux}	30
AND-OR gate	t_{AND-OR}	20
ALU	t_{ALU}	120
Decoder (control unit)	t_{dec}	25
Extend unit	t_{ext}	35
Memory read	t_{mem}	200
Register file read	t_{RFread}	100
Register file setup	$t_{RFsetup}$	60

Delay times:

$$\text{Fetch: } t_{pcq} + t_{mem} + t_{setup} = 290 \text{ ps}$$

$$\text{Decode: } t_{pcq} + t_{RFread} + t_{setup} = 190 \text{ ps}$$

$$\text{Execute: } t_{pcq} + t_{mux} + t_{ALU} + t_{setup} = 240 \text{ ps}$$

$$\text{Memory: } t_{pcq} + t_{mem} + t_{setup} = 290 \text{ ps}$$

$$\text{Writeback: } t_{pcq} + t_{mux} + t_{RFsetup} = 130 \text{ ps}$$

$$\text{Max delay} = 290 \text{ ps}$$

Scenario A:

ALU 20% faster

$$\Rightarrow \text{New delay} = 120 \text{ ps} \times 0.8$$

$$\text{New Execute delay} = 40 + 30 + 96 + 50 = 216 \text{ ps}$$

$\Rightarrow$ Cycle time will not change bcz Fetch & Mem take 290ps
So the cycle will still have to be slower for them

Scenario B:

ALU 20% slower

$$\text{New ALU delay} = 120 \text{ ps} \times 1.2 = 144 \text{ ps}$$

$$\text{New Execute delay} = 40 + 30 + 144 + 50 = 264 \text{ ps}$$

Cycle time will not change due to same prev reason